We use third-party cookies in order to personalize your site experience. See our Privacy Policy.

Technology thesis · Semiconductors & Chips

high conviction growth

Advanced Semiconductor Packaging

Advanced packaging – not transistor scaling – is now the primary bottleneck in AI chip production; TSMC's CoWoS capacity limits total GPU output globally.

Position maintained continuously · last reviewed Jun 3, 2026

The thesis

Core thesis

CoWoS (Chip-on-Wafer-on-Substrate) packaging bonds HBM memory dies onto GPU substrates. TSMC controls the great majority of leading-edge advanced packaging for AI chips. CoWoS capacity – not chip design, not HBM supply, but packaging – is what paces NVIDIA GPU output; it has been the limiting step on accelerator supply through 2023–2025, with the supply-demand gap only narrowing toward ~10% across 2026. Chiplet architectures (heterogeneous integration) are the future, making packaging the new Moore’s Law.

State of the art (2026)

State of the art (2026). Advanced packaging, not transistor scaling, is the bottleneck on AI-accelerator output: TSMC's CoWoS capacity limits how many GPUs and custom XPUs the industry can ship, and TSMC has been expanding it sharply year over year while CoWoS-L (large-reticle) and SoIC (3D stacking) push interposer size and stack height. The next high-value packaging workload is optical: TSMC's COUPE process co-packages silicon photonics with the switch or accelerator, and Nvidia, Broadcom and Ayar Labs are all building on it (brief 973). The scarce tier of the AI hardware stack is the leading-edge integration process, and it sits with the foundry.

The rest of the file

Everything below is live inside CanaryIQ

The full analysis behind the verdict — the structure is real; the content unlocks when you log in.

Signal stack

Evidence stacked leading → lagging

10 signals
talent
research
patent
expert
operational
market

Technology-native KPIs

Metrics that predict trajectory, tracked over time

5 tracked
Advanced packaging revenue growth rate
Advanced packaging as share of TSMC revenue
CoWoS wafer demand growth
Advanced packaging market size 2026
TSMC CoWoS monthly wafer capacity

Landscape map

Who builds what — and who depends on whom

79 players · 6 layers

Catalyst calendar

Dated events that will move the position

7 ahead

Technology roadmap

Milestones on the path to maturity

16 milestones

Watchlists

Companies, people and papers — each with a remove-by condition

20 · 20
Companies · 20
People · 20

Decision frameworks

The same call, framed for your desk

Locked
Public Equity
PE / VC
Corporate Leader

Thesis changelog

When our view changed, and why

7 updates

Change our mind

3 disconfirming conditions

The rest is inside

You've read the verdict. The file is much deeper.

The full signal stack, technology-native KPIs tracked over time, the landscape of who depends on whom, the dated catalyst calendar, decision frameworks for every desk, live watchlists and the changelog of every time our call on Advanced Semiconductor Packaging has changed — all live inside CanaryIQ.